



Embedded Systems Week 2013

September 29th – October 4th, Montréal Marriott Chateau Champlain Hotel, Montreal, Canada

Sep. 29 (SUN)		Room Viger A	Room Viger B	Room Viger C	Room Cartier AB	Room Cartier C
0800-0930		Tutorial 1	Tutorial 2	Tutorial 3	SEC Workshop	WESS Workshop
0930-1000	Coffee Break (Lower Lobby Ballroom)					
1000-1200		Tutorial 1	Tutorial 2	Tutorial 3	SEC Workshop	WESS Workshop
1200-1300	Lunch (Salle de Bal / Foyer)					
1330-1500		Tutorial 1	Tutorial 4	BES Workshop	SEC Workshop	WESS Workshop
1500-1530	Coffee Break (Lower Lobby Ball Room)					
1530-1730		Tutorial 1	Tutorial 4	BES Workshop	SEC Workshop	WESS Workshop
1800-2000	Welcome Reception (Room TBD)					
Sep. 30 (MON)	Salle de Bal	Room Cartier C	Room Viger AB	Room Cartier AB	Room Viger C	
0800-0830	Opening Remarks (Plenary)					
0830-0930	Keynote: Clas Jacobson					
0930-1000	Coffee Break (Lower Lobby Ball Room)					
1000-1200		CASES Session 1	EMSOFT Session 1	CODES+ISSS Session 1A	CODES+ISSS Session 1B	
1200-1300	Lunch (Salle de Bal / Foyer)					
1300-1500		CASES Session 2	EMSOFT Session 2	CODES+ISSS Session 2A	CODES+ISSS Session 2B	
1500-1530	Coffee Break (Lower Lobby Ball Room)					
1530-1730		CASES Session 3	EMSOFT Session 3	CODES+ISSS Session 3	Industrial Panel 1	
Oct. 1 (TUE)	Salle de Bal	Room Cartier C	Room Viger AB	Room Cartier AB	Room Viger C	
0830-0930	Keynote: Richard Schooler					
0930-1000	Coffee Break (Lower Lobby Ball Room)					
1000-1200		CASES Session 4	EMSOFT Session 4A	CODES+ISSS Session 4	EMSOFT Session 4B	
1200-1300	Lunch (Salle de Bal / Foyer)					
1300-1500		CASES Session 5	EMSOFT Session 5A	CODES+ISSS Session 5	EMSOFT Session 5B	
1500-1530	Coffee Break (Lower Lobby Ball Room)					
1530-1730		CASES Session 6	EMSOFT Session 6	CODES+ISSS Session 6	Industrial Panel 2	
1830-2030	Banquet Gala (Room TBD)					
Oct. 2 (WED)	Salle de Bal	Room Cartier C	Room Viger AB	Room Cartier AB	Room Viger C	
0830-0930	Keynote: Michel Laurence					
0930-1000	Coffee Break (Lower Lobby Ball Room)					
1000-1200		CASES Session 7	EMSOFT Session 7	CODES+ISSS Session 7A	CODES+ISSS Session 7B	
1200-1300	Lunch (Salle de Bal / Foyer)					
1300-1500		CASES Session 8	EMSOFT Session 8	CODES+ISSS Session 8A	CODES+ISSS Session 8B	
1500-1530	Coffee Break (Lower Lobby Ball Room)					
1530-1730	Panel (Plenary Session)					
1730-1745	Best Paper Awards, Closing Remarks (Plenary)					
Oct. 3 (THU)	Room Cartier A	Room Cartier B	Room Cartier C	Room Viger B	Room Viger C	Room CafConc
0800-0930	ESTIMedia	RSP	MeAOW	CASA	WESE	MCES
0930-1000	Coffee Break (Lower Lobby Ball Room)					
1000-1200	ESTIMedia	RSP	MeAOW	CASA	WESE	MCES
1200-1300	Lunch (Salle de Bal / Foyer)					
1300-1500	ESTIMedia	RSP	MeAOW	CASA	WESE	MCES
1500-1530	Coffee Break (Lower Lobby Ball Room)					
1530-1730	ESTIMedia	RSP	MeAOW	CASA	WESE	MCES
Oct. 4 (FRI)	Room Maisonneuve A	Maisonneuve D	Maisonneuve E	Maisonneuve F		
0800-0930	ESTIMedia	RSP	WSS	EON		
0930-1000	Coffee Break (Room TBD)					
1000-1200	ESTIMedia	RSP	WSS	EON		

CASES	CODES+ISSS	EMSOFT
Opening Remarks		
Keynote Speech #1		
<p>Session 1: Reconfigurable Computing</p> <p>1.1 Aging-aware Hardware-Software Task Partitioning for Reliable Reconfigurable Multiprocessor Systems <i>Anup Das, Akash Kumar and Bharadwaj Veeravalli</i></p> <p>1.2 Scrubbing Unit Repositioning for Fast Error Repair in FPGAs <i>Gabriel Nazar, Leonardo Santos and Luigi Carro</i></p> <p>1.3 Compiled Multithreaded Data Paths on FPGAs for Dynamic Workloads <i>Robert Joseph Halstead and Walid Najjar</i></p>	<p>Session 1A: Various Facets of Memory Optimization</p> <p>★ 1A.1 Reducing Inter-Core Cache Contention with an Adaptive Bank Mapping Policy in DRAM Cache <i>Fazal Hameed, Lars Bauer and Jorg Henkel</i></p> <p>1A.2 A Reconfigurable Real-Time SDRAM Controller for Mixed Time-Criticality Systems <i>Sven Goossens, Jasper Kuijsten, Benny Akesson and Kees Goossens</i></p> <p>1A.3 A DRAM-Flash Index for Native Flash File Systems <i>Chien-Chung Ho, Po-Chun Huang, Yuan-Hao Chang and Tei-Wei Kuo</i></p> <p>Session 1B: Novel Alternative Embedded System Architectures</p> <p>1B.1 WHISK: An Uncore Architecture for Dynamic Information Flow Tracking in Heterogeneous Processors <i>Joel Porquet and Simha Sethumadhavan</i></p> <p>1B.2 Synthesis-friendly Techniques for Tightly-coupled Integration of Hardware Accelerators into Shared-memory Multi-core Clusters <i>Francesco Conti, Andrea Marongiu and Luca Benini</i></p> <p>1B.3 Embedded Supercomputing in FPGAs with the MXP Matrix Processor <i>Aaron Severance and Guy Lemieux</i></p>	<p>Session 1: Programming Languages and Models of Computation</p> <p>★ 1.1 A Synchronous Embedding of Antescofo, a Domain-Specific Language for Interactive Mixed Music <i>Guillaume Baudart, Florent Jacquemard, Louis Mandel and Marc Pouzet</i></p> <p>1.2 Determinate Composition of FMUs for Co-Simulation <i>David Broman, Christopher Brooks, Lev Greenberg, Edward A. Lee, Stavros Tripakis, Michael Wetter and Michael Masin</i></p> <p>1.3 BPDF: A Statically Analyzable DataFlow Model with Integer and Boolean parameters <i>Vagelis Bebelis, Pascal Fradet, Alain Girault and Bruno Lavigueur</i></p>
<p>Session 2: Specifying and Exploiting Parallelism</p> <p>2.1 Automatic Extraction of Pipeline Parallelism for Embedded Heterogeneous Multi-Core Platforms <i>Daniel Cordes, Michael Engel, Olaf Neugebauer and Peter Marwedel</i></p> <p>★ 2.2 Expandable Process Networks to Efficiently Specify and Explore Task, Data, and Pipeline Parallelism <i>Lars Schor, Hoeseok Yang, Iuliana Bacivarov and Lothar Thiele</i></p> <p>2.3 A Novel Compilation Approach for Image Processing Graphs on a Many-Core Platform with Explicitly Managed Memory <i>Thierry Lepley, Pierre Paulin and Eric Flamand</i></p>	<p>Session 2A: Power and Energy Aware Systems</p> <p>2A.1 DHeating: Dispersed Heating Repair for Self-Healing NAND Flash Memory <i>Renhai Chen, Yi Wang and Zili Shao</i></p> <p>2A.2 Learning the Optimal Operating Point for Many-Core Systems with Extended Range Voltage/Frequency Scaling <i>Da-Cheng Juan, Siddharth Garg, Jinpyo Park and Diana Marculescu</i></p> <p>2A.3 Online OLED Dynamic Voltage Scaling for Video Streaming Applications on Mobile Devices <i>Mengying Zhao, Hao Zhang, Xiang Chen, Yiran Chen and Chun Jason Xue</i></p> <p>Session 2B: Managing Accelerators in Heterogeneous Platforms</p> <p>2B.1 pvFPGA: Accessing an FPGA-based Hardware Accelerator in a Paravirtualized Environment <i>Miodrag Bolic, Wei Wang and Jonathan Parri</i></p> <p>2B.2 An Efficient and Effective Code Management for Software Managed Multicores <i>Jing Lu, Ke Bai and Aviral Shrivastava</i></p> <p>2B.3 On the Automatic Generation of GPU-oriented Software Applications from RTL IPs <i>Nicola Bombieri, Franco Fummi and Sara Vinco</i></p>	<p>Session 2: Systems</p> <p>2.1 An Efficient Code Update Solution for Wireless Sensor Network Reprogramming <i>Biswajit Mazumder and Jason O. Hallstrom</i></p> <p>2.2 Middleware Design for Physically-Asynchronous Logically-Synchronous (PALS) Systems <i>Abdullah Al-Nayeem, Cheolgi Kim, Woochul Kang, Po-Liang Wu and Lui Sha</i></p> <p>2.3 Diversifying Wear Index for MLC NAND Flash Memory to Extend the Lifetime of SSDs <i>Yeong-Jae Woo and Jin-Soo Kim</i></p>
<p>Session 3: Compilers</p> <p>3.1 Exploiting Phase Inter-Dependencies for Faster Iterative Compiler Optimization Phase Order Searches <i>Michael Jantz and Prasad Kulkarni</i></p> <p>3.2 Platform-Dependent Code Generation for Embedded Real-Time Software <i>BaekGyu Kim, Linh T.X. Phan, Insup Lee and Oleg Sokolsky</i></p> <p>3.3 CAeSaR: Unified Cluster-Assignment Scheduling and Communication Reuse for Clustered VLIW Processors <i>Vasileios Porpodas and Marcelo Cintra</i></p>	<p>Session 3: Special Session - Run-Time Adaption for Highly-Complex Multi-Core Systems</p> <p>3.1 The Thermal Problem: Scalable Adaptive Solutions for Complex Multi-core Systems <i>Jörg Henkel</i></p> <p>3.2 Flexing Adaptive Voltage Scaling using Hybrid CMOS-Steep Slope Transistor Technology <i>Vijaykrishnan Narayanan</i></p> <p>3.3 Highly Adaptive Pipelined Architectures for Complex Multi-Media Applications <i>Sri Parameswaran</i></p> <p>3.4 The Invasive Computing Paradigm as a Solution for Highly Adaptive and Efficient Multi-core Systems <i>Jürgen Teich</i></p>	<p>Session 3: Verification I</p> <p>★ 3.1 Safety Verification for Linear Systems <i>Sridhar Duggirala and Ashish Tiwari</i></p> <p>3.2 Bit-precise Formal Verification of Discrete-Time MATLAB/Simulink Models using SMT Solving <i>Paula Herber, Robert Reicherdt and Patrick Bittner</i></p> <p>3.3 Verifying Simulink Diagrams Via A Hybrid Hoare Logic Prover <i>Liang Zou, Naijun Zhan, Shuling Wang, Martin Fränzle and Shengchao Qin</i></p>

★ denotes candidate best paper.

CASES	CODES+ISSS	EMSOFT
Keynote speech #2		
<p>Session 4: Memory Systems</p> <p>4.1 Hybrid Compile and Run-Time Memory Management for a 3D-Stacked Reconfigurable Accelerator <i>Lovic Gauthier, Shinya Ueno and Koji Inoue</i></p> <p>4.2 Simultaneously Optimizing DRAM Cache Hit Latency and Miss Rate via Novel Set Mapping Policies <i>Fazal Hameed, Lars Bauer and Jörg Henkel</i></p> <p>4.3 Minimizing Code Size via Page Selection Optimization on Partitioned Memory Architectures <i>Yuan Mengting, Chun Jason Xue, Chen Yong, Qingan Li and Yingchao Zhao</i></p>	<p>Session 4: System- and High-level Synthesis</p> <p>4.1 Bound-Oriented Parallel Pruning Approaches for Efficient Resource Constrained Scheduling of High-Level Synthesis <i>Mingsong Chen, Lei Zhou, Geguang Pu and Jifeng He</i></p> <p>★ 4.2 Improving Polyhedral Code Generation for High-Level Synthesis <i>Wei Zuo, Peng Li, Deming Chen, Louis-Noel Pouchet, Shunan Zhong and Jason Cong</i></p> <p>4.3 System Level Synthesis of Hardware for DSP Applications Using Pre-Characterized Function Implementations <i>Shuo Li, Nasim Farahini, Ahmed Hemani, Kathrin Rosvall and Ingo Sander</i></p>	<p>Session 4A: System-Level Modeling and Analysis</p> <p>4A.1 A Characterization of Integrated Multi-View Modeling for Embedded Systems <i>Magnus Persson, Martin Törngren, Ahsan Qamar, Jonas Westman, Matthias Biehl, Stavros Tripakis, Hans Vangheluwe and Joachim Denil</i></p> <p>4A.2 Diversely Enumerating System-Level Architectures <i>Ethan K. Jackson, Gabor Simko and Janos Sztipanovits</i></p> <p>4A.3 On the Schedulability of Real-Time Discrete-Event Systems <i>Eleftherios Matsikoudis, Christos Stergiou and Edward Lee</i></p> <p>Session 4B: Verification II</p> <p>4B.1 On Composing and Proving the Correctness of Reactive Behavior <i>David Harel, Amir Kantor, Guy Katz, Assaf Marron, Lior Mizrahi and Gera Weiss</i></p> <p>4B.2 Time-aware Relational Abstractions for Hybrid Systems <i>Sergio Mover, Alessandro Cimatti, Ashish Tiwari and Stefano Tonetta</i></p> <p>4B.3 Path-Sensitive Resource Analysis Compliant with Assertions <i>Duc-Hiep Chu and Joxan Jaffar</i></p>
<p>Session 5: Heterogeneous Architectures</p> <p>★ 5.1 EVA: An Efficient Vision Architecture for Mobile Systems <i>Jason Clemons, Andrea Pellegrini, Silvio Savarese and Todd Austin</i></p> <p>5.2 Hardware Acceleration for Programs in SSA Form <i>Manuel Mohr, Artjom Grudnitsky, Tobias Modschiedler, Lars Bauer, Sebastian Hack and Jörg Henkel</i></p> <p>5.3 Power-Performance Modeling on Asymmetric Multi-Cores <i>Mihai Pricopi, Thannirmalai Somu Muthukaruppan, Vanchinathan Venkataramani, Tulika Mitra and Sanjay Vishin</i></p>	<p>Session 5: Medical and Bio-inspired Embedded Systems</p> <p>5.1 A Cyber-Physical System Approach to Artificial Pancreas Design <i>Mahboobeh Ghorbani and Paul Bogdan</i></p> <p>5.2 Accelerating Floating Point Time-Series Subsequences using Instruction Set Extensions for Embedded Systems <i>Joseph Tarango, Philip Brisk and Eamonn Keogh</i></p> <p>5.3 Scalable NoC-Based Architecture of Neural Coding for New Efficient Associative Memories <i>Jean-Philippe Diguët, Martha Johanna Sepulveda, Nicolas Le Griguer, Lydie Caetano and Marius Strum</i></p>	<p>Session 5A: Scheduling and Timing Analysis</p> <p>5A.1 Simple Analysis of Partial Worst-case Execution Paths on General Control Flow Graphs <i>Jan Kleinsorge, Heiko Falk and Peter Marwedel</i></p> <p>5A.2 Scheduling of Mixed-Criticality Applications on Resource-Sharing Multicore Systems <i>Georgia Giannopoulou, Nikolay Stoimenov, Pengcheng Huang and Lothar Thiele</i></p> <p>5A.3 Limited Preemptive Scheduling of Non-independent Task Sets <i>Andrea Baldovin, Enrico Mezzetti and Tullio Vardanega</i></p> <p>Session 5B: Special Session - Safety critical and Mixed Critical Systems Research - Are we Addressing the Right Challenges? Speakers: TBA</p>
<p>Session 6: Special Session - Sustaining Moore's Law: Specialization to the Rescue</p> <p>6.1 Bitcoin and The Age of Bespoke Silicon, <i>Michael B. Taylor</i></p> <p>6.2 Dynamic Hardware Specialization - Using Moore's Bounty Without Burning the Chip Down <i>Karu Sankaralingam</i></p> <p>6.3 From Software to Accelerators with LegUp High-Level Synthesis <i>Andrew Canis, Jongsok Choi, Blair Fort, Ruolong Lian, Qijing Huang, Nazanin Calagard, Marcel Gort, Jia Jun Qin, Mark Aldham, Tomasz Czajkowski, Stephen Brown and Jason Anderson</i></p> <p>6.4 Toward Affordable Customization <i>Todd Austin</i></p>	<p>Session 6: Special Session - Silicon Brain - Emerging Neuromorphic Computing Architecture and Systems</p> <p>6.1 Design Space Exploration and Parameter Tuning for Neuromorphic Applications <i>Jeff Krichmar</i></p> <p>6.2 Unconventional Energy-Efficient and Fault-Tolerant Accelerators <i>Olivier Temam</i></p> <p>6.3 Embedded Neuromorphic Vision Systems <i>Kevin Irick</i></p> <p>6.4 Bio-Inspired Ultra Lower-Power Neuromorphic Computing Engine for Embedded Systems <i>Yiran Chen</i></p>	<p>Session 6: Performance Management and Resource Awareness</p> <p>6.1 A Generalized Software System for Accurate and Efficient Management of Application Performance Goals <i>Henry Hoffmann, Martina Maggio, Marco D. Santambrogio, Alberto Leva and Anant Agarwal</i></p> <p>6.2 StreamMorph: A Case for Synthesizing Energy-Efficient Adaptive Programs Using High-Level Abstractions <i>Dai Bui and Edward Lee</i></p> <p>6.3 Energy-Efficient Thread Co-Scheduling in Heterogeneous Multicore Processors <i>Rajiv Nishtala, Daniel Mossé and Vinicius Petrucci</i></p>

CASES	CODES+ISSS	EMSOFT
Keynote speech #3		
<p>Session 7: Analysis and Tools</p> <p>7.1 Effective Code Discovery for ARM/Thumb-1 Mixed ISA Binaries in a Static Binary Translator <i>Jiunn-Yeu Chen, Bor-Yeh Shen, Quan-Huei Ou, Wu Yang and Wei-Chung Hsu</i></p> <p>★ 7.2 ILPC: A Novel Approach for Scalable Timing Analysis of Synchronous Programs <i>Jia Jie Wang, Partha Roop and Sidharta Andalām</i></p> <p>7.3 SPM-Sieve: A Framework for Assisting Data Partitioning in Scratch Pad Memory Based Systems <i>Prasenjit Chakraborty and Preeti Ranjan Panda</i></p>	<p>Session 7A: Design Techniques for Automotive Systems</p> <p>7A.1 IVaM: Implicit Variant Modeling and Management for Automotive Embedded Systems <i>Sebastian Graf, Michael Gläß, Dominic Wintermann, Jürgen Teich and Christoph Lauer</i></p> <p>7A.2 Improved Formal Worst-Case Timing Analysis of Weighted Round Robin Scheduling for Ethernet <i>Daniel Thiele, Jonas Diemer, Philip Axer, Rolf Ernst and Jan Seyler</i></p> <p>★ 7A.3 Dimensioning and Configuration of EES Systems for Electric Vehicles with Boundary-Conditioned Adaptive Scalarization <i>Wanli Chang, Martin Lukaszewicz, Sebastian Steinhart and Samarjit Chakraborty</i></p> <p>Session 7B: Efficient Emulation and Validation Techniques</p> <p>7B.1 VarEMU: An Emulation Testbed for Variability-Aware Software <i>Lucas Wanner, Salma Elmalaki, Liangzhen Lai, Puneet Gupta and Mani Srivastava</i></p> <p>7B.2 Automatic Generation of Compact Formal Properties for Effective Error Detection <i>Michele Bertasi, Giuseppe Di Guglielmo and Graziano Pravadelli</i></p> <p>7B.3 Automatic Refinement of Requirements for Verification throughout the SoC Design Flow <i>Laurence Pierre and Zeineb Bel Hadj Amor</i></p>	<p>Session 7: Embedded Control and Synthesis</p> <p>7.1 Synthesis of Fixed-Point Programs <i>Eva Darulova, Viktor Kuncak, Rupak Majumdar and Indranil Saha</i></p> <p>7.2 Stability-Aware Analysis and Design of Embedded Control Systems <i>Amir Aminifar, Petru Eles, Zebo Peng and Anton Cervin</i></p> <p>7.3 Pre-orders for Reasoning about Stability Properties with respect to Inputs of Hybrid Systems <i>Pavithra Prabhakar, Jun Liu and Richard M. Murray</i></p>

<p>Session 8: Fault Tolerance and Security</p> <p>8.1 Fault Detection and Recovery Efficiency Co-optimization Through Compile-time Analysis and Runtime Adaptation Hao Chen and Chengmo Yang</p> <p>8.2 Global Property Violation Detection and Diagnosis for Wireless Sensor Networks Man Wang and Zhiyuan Li</p> <p>8.3 An Efficient Run-time Encryption Scheme for Non-volatile Main Memory Xian Zhang, Chao Zhang, Guangyu Sun, Tao Zhang and Jia Di</p>	<p>Session 8A: Large Scale and Emerging Architectures</p> <p>8A.1 ARGO: Aging-awaRe GPGPU Register File Allocation Majid Namaki-Shoushtari, Abbas Rahimi, Nikil Dutt, Puneet Gupta and Rajesh Gupta</p> <p>8A.2 An Energy and Deadline Aware Resource Provisioning, Scheduling and Optimization Framework for Cloud Systems Yue Gao, Yanzhi Wang, Sandeep Gupta and Massoud Pedram</p> <p>8A.3 Designing a Residential Hybrid Electrical Energy Storage System Based on the Energy Buffering Strategy Di Zhu, Siyu Yue, Yanzhi Wang, Younghyun Kim, Naehyuck Chang and Massoud Pedram</p> <p>Session 8B : Evaluation of Timing & Energy Metrics in Embedded Software</p> <p>8B.1 Panappticon: Event-based Tracing to Optimize Mobile Application and Platform Performance Lide Zhang, David R. Bild, Robert P. Dick, Z. Morley Mao and Peter Dinda</p> <p>8B.2 Multi-Mode Monitoring for Mixed-Criticality Real-time Systems Moritz Neukirchner, Kai Lampka, Sophie Quinton and Rolf Ernst</p> <p>8B.3 A Variability-Aware OpenMP Environment for Efficient Execution of Accuracy-Configurable Computation on Shared-FPU Processor Clusters Abbas Rahimi, Andrea Marongiu, Rajesh K. Gupta and Luca Benini</p> <p>8B.4 Automated, Retargetable Back-Annotation for Host Compiled Performance and Power Modeling Suhas Chakravarty, Zhuoran Zhao and Andreas Gerstlauer</p>	<p>Session 8: Dynamic Analysis</p> <p>8.1 DIME: Time-aware Dynamic Binary Instrumentation Using Rate-based Resource Allocation Pansy Arafa, Hany Kashif and Sebastian Fischmeister</p> <p>8.2 Verification of Annotated Models from Executions Parasara Sridhar Duggirala, Sayan Mitra and Mahesh Viswanathan</p> <p>8.3 WakeScope: Runtime WakeLock Anomaly Management Scheme for Android Platform Kwanghwan Kim and Hojung Cha</p>
<p>Closing Session (Plenary): ESWEEK – Looking at Past Data to Improve the Future (PANEL) Organizer: Reinaldo A. Bergamaschi; Moderators: Reinaldo A. Bergamaschi and Donald Thomas Speakers: Petru Eles, Soonhoi Ha, Ahmed Jerraya, Christoph Kirsch, Pierre Paulin, and Marilyn Wolf Followed by announcement of best paper awards and closing remarks</p>		

SYMPOSIA, WORKSHOPS AND TUTORIALS

SUNDAY, SEPTEMBER 29th: TUTORIALS

<p>Tutorial 1: Methodologies and Tools for Embedded Multisensory Systems Based on ARM Cortex-M Processors Organizer and Speaker: Zeljko Zilic, (McGill)</p>	<p>Tutorial 2: AADLv2, an Architecture Description Language for the Analysis and Generation of Embedded Systems Organizers and Speakers: Jerome Hugues (ISAE/DMIA) and Frank Singhoff (UBO/Lab-STICC)</p> <p>Tutorial 4: Mixed-criticality Systems: Design and Certification Challenges Organizers: Madeleine Faugere (Thales), Nikolay Stoimenov (ETH Zurich) and Lothar Thiele (ETH Zurich) Speakers: Madeleine Faugere (Thales Research and Technology), James Anderson (University of North Carolina at Chapel Hill), Claire Pagetti (Onera), Pierre Bieber (Onera), Virginie Wiels (Onera) and Marc Gatti (Thales Avionics)</p>	<p>Tutorial 3: Cross-Layer Reliability Modeling and Optimization for Embedded Systems under Process Variations Organizers and Speakers: Muhammad Shafique (Karlsruhe Institute of Technology), Puneet Gupta (UCLA), Hiren Patel (Univ. of Waterloo) and Siddharth Garg (Univ. of Waterloo)</p>
---	--	---

SUNDAY, SEPTEMBER 29th: WORKSHOPS

BES 2013: Benchmarking of Embedded Systems Workshop Organizers: Sebastian Fischmeister (Univ. of Waterloo), Peter Stokes (CMC Microsystems), Shay Gal-On (EEMBC) and Darshika Perera (CMC Microsystems)

SEC 2013: First International Workshop on the Swarm at the Edge of the Cloud Organizers: Jan Rabaey (UC Berkeley), Prabal Dutta (Univ. of Michigan) and George Pappas (Univ. of Pennsylvania)

WESS 2013: Workshop on Embedded Systems Security Organizers: Catherine Gebotys (Univ. of Waterloo), Dimitrios Serpanos (Univ. of Patras) and Marilyn Wolf (Georgia Tech)

MONDAY, SEPTEMBER 30th: INDUSTRY PANEL

Industry Panel 1: System-Level Design and High-Level Synthesis Organizer and Moderator: Andreas Gerstlauer (Univ of Texas); Speakers: Yatin Hoskote (Intel), Rishiyur Nikhil (Bluespec), John Sanguinetti (Forte) and Andres Takach (Calypto).

TUESDAY, OCTOBER 1st: INDUSTRY PANEL

Industry Panel 2: Modeling Complex Industrial Systems Organizer and Moderator: Alessandro Pinto (UTRC); Speakers: Alberto Ferrari (Ales), Pieter Mosterman (The Mathworks) and Claudio Pinello (UTRC).

THURSDAY, OCTOBER 3rd: SYMPOSIA AND WORKSHOPS

ESTIMedia 2013: Symposium on Embedded Systems for Real-Time Multimedia Organizers: Jian-Jia Chen (KIT), Maurizio Palesi (Kore Univ.), Todor Stefanov (Leiden Univ.)

RSP 2013: IEEE International Symposium on Rapid System Prototyping Organizers: Fabiano Hessel (PUCS), Jérôme Hugues (ISAE), Frédéric Rousseau (TIMA)

CASA 2013: Workshop on Compiler Assisted SoC Assembly Organizers: Brett Meyer (McGill Univ.)

MeAOW 2013: Memory Architecture and Organization Workshop Organizers: Nikil Dutt (Univ. of California at Irvine), and Chun Jason Xue (City Univ. of Hong Kong)

MCES 2013: Workshop on Many-Core Embedded Systems Organizers: Yassine Hariri (CMC Microsystems), and Pierre Paulin (STMicroelectronics)

WESE 2013: Workshop on Embedded and Cyber-Physical Systems Education Organizers: Peter Marwedel (TU Dortmund), Kenneth Ricks (Univ. of Alabama), and Jeff Jackson (Univ. of Alabama)

FRIDAY, OCTOBER 4th: SYMPOSIA AND WORKSHOPS

ESTIMedia 2013: Symposium on Embedded Systems for Real-Time Multimedia Organizers: Jian-Jia Chen (KIT), Maurizio Palesi (Kore Univ.), Todor Stefanov (Leiden Univ.)

RSP 2013: IEEE International Symposium on Rapid System Prototyping Organizers: Fabiano Hessel (PUCS), Jérôme Hugues (ISAE), Frédéric Rousseau (TIMA)

EON 2013: Workshop on Optimization of Computing at the Edge of the Network Organizers: Shahrokh Daijavad (IBM) and Seraphin Calo (IBM)

WSS 2013: Workshop on Software Synthesis Organizers: Peter Marwedel (TU Dortmund), and Alberto Sangiovanni-Vincentelli (UC Berkeley)



www.esweek.org

